Graduate Technical Intern

Detalles de la oferta

As part of IPG ( Intellectual Property Group ), you will be developing state of the art mixed signal analog intellectual property. You will be part of an experienced team specialized in transistor-level simulation for analog and mixed-signal designs. You will have exposure to different Computer-Aided Design tools used in Intel silicon design across multiple technology nodes.Closely working with a highly skillful team, you will participate in a broad set of activities, including (but not limited to): schematics capture, pre layout simulation, layout planning, post layout simulation, mixed signal verification, use of different sign off flows to assure quality of the design and its integration to SOC (System On Chip) level.**Qualifications**:Minimum Qualifications:- Enrolled in a MS/Ph.D. program in Electrical Engineering.- 6 months of knowledge and experience in one or more of the following:- Building blocks for High-Speed Serial Links (Tx, Rx, DLL, PLL, PI, LDO, AD/DA converters, etc.).Preferred Qualifications:- Experience in simulation and characterization of analog circuits.- Knowledge of commercial circuit simulators (Cadence Design Environment).- Experience with Linux operating system.- Experience with scripting (tcl, phyton, perl) and/or Cadence Skill Language is a plus.**Inside this Business Group**:In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.**Posting Statement**:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.**Benefits**:We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.**Working Model**:This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.**In certain circumstances the work model may change to accommodate business needs.**JobTypeHybrid


Salario Nominal: A convenir

Fuente: Jobtome_Ppc

Requisitos

Desarrollador Python

Empresa de Lider en TI Ubicada en Technology Park, contratara de inmediato:- **Lider Desarrollador Python "FullStak"**_Experiência laboral: 5 años en adelant...


Pegasus Control Technology Park - Jalisco

Publicado 11 days ago

Datastage Developer

**SENIOR DataStage Developer**Location: Guadalajara, Mexico (Onsite 2-3 days a week)Company: TCS (Tata Consultancy Services)Employment Type: Full-time**Key R...


Tata Consultancy Services (Tcs) - Jalisco

Publicado 11 days ago

Middle/Senior Angular+Node.Js Engineer

**DIRECTION:**SOFTWARE DEVELOPMENT**PERSONAL RECRUITER:**VIRIDIANA CAMPOS FLORES**LOCATION:**GUADALAJARA**TECHNICAL LEVEL:**INTERMEDIATE**WE ARE**:Changing t...


Softserve - Jalisco

Publicado 11 days ago

Qa Automation / Remoto

**QA Automation**Education Engineering is systems, computer science or to end5 years experience in automation testingAdvanced EnglishBenefits: SV, SMM, savin...


Noralogic Contrataciones - Jalisco

Publicado 11 days ago

Built at: 2024-12-11T20:30:59.551Z