.Digital Verification ManagerApply locations: GuadalajaraTime type: Full timePosted on: Posted 3 Days AgoJob requisition id: R-10055710NXP's Advanced Analog (AA) Business Unit's mission is to provide a broad portfolio of differentiated analog, mixed-signal, wireless, and energy management solutions that enable our customers to realize compelling green, safe, connected, and secure products for the automotive, Industrial, IoT, and RF markets.For our fast-growing product lines, we are currently looking for a candidate for a Digital Verification Manager position to manage and drive the digital functional verification team at NXP, Guadalajara. This is a position with high visibility across multiple product lines within the AA organization.The candidate will have excellent communication skills and a proven ability to collaborate across organizational and geographical boundaries.ResponsibilitiesSuccessful applicants will:Play a key role in building the Digital Verification team at NXP, Guadalajara.Collaborate with product teams and R&D managers to understand their requirements for verification methodologies, skills, and tools.Train and mentor new hires.Propose hiring needs and grow the Digital Verification team.Be a strong people manager who could motivate and mentor the team members to excel.Be a strong technical lead driving the team's DV execution in an IC development.The candidate will work closely with R&D managers from different product lines while driving his team to contribute towards the successful tapeout of their projects. This is an opportunity for a Verification Lead/Manager with a strong technical background to take the next step in leadership.QualificationsRequired:BS/MS in EE and 10+ years of hands-on experience on digital verification methodologies (Metrics Driven Verification, Formal).Strong experience in leading and/or managing verification teams.Ability to drive Verification Plan and DV code reviews.Strong experience writing verification plans, creating test benches, and automating regression test suites.Ability to own, execute and deliver DV coverage closure on an IC or a complex IP. Prior experience in DV technical leadership is strongly preferred.Good understanding in digital RTL debug.Working knowledge of state-of-the-art EDA tools: Cadence Xcelium, Cadence Vmanager, Cadence JasperGold.Strong background in design and verification languages and methodologies (Verilog, SystemVerilog, UVM, SVA).Experience in configuration database management (DesignSync, Git, SVN).Solid scripting skills (Python preferred or Perl or TCL).Good communication skills (English).Optional:Experience with mixed signal (analog, digital) verification methodologies.Experience developing behavioral models for analog IPs (both WREAL or SV RNM).Understand and debug analog schematics.Tools: Cadence Virtuoso, Collabnet, JIRA.Thank you for considering a career at NXP